Optimal three-dimensional layout of interconnection networks
نویسندگان
چکیده
منابع مشابه
Optimal three-dimensional layout of interconnection networks
The main bene1ts of a three-dimensional layout of interconnection networks are the savings in material (measured as volume) and the shortening of wires. The result presented in this paper is a general formula for calculating a lower bound on the volume. Moreover, for butter3y and X-tree networks we show layouts optimizing the maximum wire length and whose upper bounds on the volume are close to...
متن کاملOn Three-Dimensional Layout of Interconnection Networks (Extended Abstract) *
Abs t r ac t . In this paper we deal with the layout of interconnection networks on three-dimensional grids. In particular, in the first, part we prove a general formula for calculating an exact value for the lower bound on the volume. Then we introduce the new notion of k-3D double channel routing and we use it to exhibit an optimal three-dimensional layout for butterfly networks. Finally, we ...
متن کاملNearly Optimal Three Dimensional Layout of Hypercube Networks
In this paper we consider the three-dimensional layout of hypercube networks. Namely, we study the problem of laying hypercube networks out on the three-dimensional grid with the properties that all nodes are represented as rectangular slices and lie on two opposite sides of the bounding box of the layout volume. We present both a lower bound and a layout method providing an upper bound on the ...
متن کاملOn three-dimensional layout of pyramid networks
The pyramid networks are well-known as suitable structures for parallel computations such as image processing. This paper shows a practical 3D VLSI layout of the N -vertex pyramid network with volume O(N) and wire-length O( 3 √ N). Since the known best lower bounds for the volume and wire-length of a 3D layout for an N -vertex pyramid network are Ω(N) and Ω( 3 √ N/ log N), respectively, the vol...
متن کاملMultilayer VLSI Layout for Interconnection Networks
Current VLSI technology allows more than two wiring layers and the number is expected to rise in future. In this paper, we show that, by designing VLSI layouts directly for an L-layer model, the layout area for a variety of networks can be reduced by a factor of about L 2 2 compared to the layout area required under a 2-layer model, and the volume and maximum wire length can be reduced by a fac...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Theoretical Computer Science
سال: 2001
ISSN: 0304-3975
DOI: 10.1016/s0304-3975(99)00287-x